

WHAT IS CLAIMED IS:

- 1 1. A test pattern comprising:
 - 2 a first metal structure disposed over a substrate;
 - 3 one or more intermediate layers disposed above the first metal structure;
 - 4 a second metal structure disposed above the one or more intermediate layers, wherein at
 - 5 least a portion of the second metal structure is above the first metal structure and the second
 - 6 metal structure is smaller than the first metal structure;
 - 7 a first via passing through the intermediate layers and connecting the first metal structure
 - 8 to the second metal structure;
 - 9 one or more third metal structures disposed above the one or more intermediate layers
 - 10 and the first metal structure, and separated from the second metal structure by a dielectric
 - 11 material; and
 - 12 one or more second vias passing through the intermediate layers and connecting the first
 - 13 metal structure to the third metal structures, each second via located a predetermined radius from
 - 14 the center of the first via.

- 1 2. The test pattern as recited in claim 1, wherein the radius is selected to measure an
- 2 effective vacancy diffusion area.

- 1 3. The test pattern as recited in claim 1, further comprising:
 - 2 a fourth metal structure disposed on the substrate in close proximity to the first metal
 - 3 structure, wherein the one or more intermediate layers are disposed above the fourth metal
 - 4 structure and another portion of the second metal structure is disposed above the fourth metal
 - 5 structure;

6 a third via passing through the intermediate layers and connecting the fourth metal
7 structure to the second metal structure;
8 one or more fifth metal structures disposed above the one or more intermediate layers and
9 the fourth metal structure, and separated from the second metal structure by the dielectric
10 material; and
11 one or more fourth vias passing through the intermediate layers and connecting the fourth
12 metal structure to the fifth metal structures, each fourth via located outside of a predetermined
13 radius from the center of the third via.

1 4. The test pattern as recited in claim 1, wherein the first via is approximately centered over
2 the first metal structure.

1 5. The test pattern as recited in claim 1, wherein each second via is connected to a separate
2 third metal structure.

1 6. The test pattern as recited in claim 1, wherein all of the second vias are connected to a
2 single third metal structure.

1 7. The test pattern as recited in claim 1, wherein the intermediate layers substantially
2 comprise a dielectric material.

1 8. The test pattern as recited in claim 7, wherein the dielectric material is a low-k dielectric
2 material.

1 9. The test pattern as recited in claim 8, wherein the low-k dielectric material is chosen from
2 the group consisting of polyimide, silicon oxycarbide, hydrogen silsesquioxane, methyl
3 silsesquioxane, bezocyclobutene, fluorinated glass, fluorinated aromatic ether, and inter-
4 penetrated spin-on glass.

1 10. The test pattern as recited in claim 1, wherein the first metal structure, second metal
2 structure and third metal structure comprise copper.

1 11. The test pattern as recited in claim 1, wherein the first via and second vias comprise
2 copper.

1 12. The test pattern as recited in claim 1, wherein the radius is within a range of about 0.5 μm
2 to about 10 μm .

1 13. The test pattern as recited in claim 1, wherein the first metal structure has an area selected
2 from a range of about 100 μm^2 to about 500 μm^2 .

1 14. The test pattern as recited in claim 1, wherein the first metal structure planar dimensions
2 are about 20 μm by a multiple of about 3 μm .

1 15. The test pattern as recited in claim 1, wherein the second metal structure and the one or
2 more third metal structures are separated by a multiple of about 0.5 μm .

1 16. The test pattern as recited in claim 1, wherein:
2 the first metal structure planar dimensions are 20 μm by a multiple of 3 μm ;
3 the second metal structure planar dimensions are at least 0.11 μm by 10 μm ;

- 4 the third metal structure planar dimensions are at least 0.3 µm by 0.3 µm;
- 5 the second metal structure and the one or more third metal structures are separated by a
- 6 multiple of 0.5 µm; and
- 7 the first via and second vias have a width of at least 0.1 µm.

1 17. A test pattern comprising:

2 two or more test substructures; and

3 each test substructure comprising:

4 a first metal structure disposed on a substrate;

5 one or more intermediate layers disposed above the first metal structure;

6 a second metal structure disposed above the one or more intermediate layers, wherein at

7 least a portion of the second metal structure is above the first metal structure and the second

8 metal structure is smaller than the first metal structure;

9 a first via passing through the intermediate layers and connecting the first metal structure

10 to the second metal structure;

11 one or more third metal structures disposed above the one or more intermediate layers

12 and the first metal structure, and separated from the second metal structure by a dielectric

13 material; and

14 one or more second vias passing through the intermediate layers and respectively

15 connecting the first metal structure to the third metal structures, each second via located outside

16 of a predetermined radius from a center of the first via, which predetermined radius is different

17 for each test substructure.

1 18. The test pattern as recited in claim 17, wherein each test substructure further comprises:

2 a fourth metal structure disposed on the substrate in close proximity to the first metal

3 structure;

4 wherein the one or more intermediate layers are disposed above the fourth metal structure

5 and another portion of the second metal structure is disposed above the fourth metal structure;

6 a third via passing through the intermediate layers and connecting the fourth metal

7 structure to the second metal structure;
8 one or more fifth metal structures disposed above the one or more intermediate layers and
9 the fourth metal structure, and separated from the second metal structure by the dielectric
10 material; and
11 one or more fourth vias passing through the intermediate layers and respectively
12 connecting the fourth metal structure to the fifth metal structures, each fourth via outside of a
13 predetermined radius from the center of the third via.

1 19. The test pattern as recited in claim 17, further comprising two or more test structures,
2 wherein each test structure comprises the two or more test substructures, and wherein the size of
3 the first metal structure is substantially constant for each test substructure and substantially
4 different for each test structure.

1 20. A method for determining an effective vacancy diffusion area for a silicon-on-insulator
2 structure comprising the steps of:
3 forming two or more test substructures on the substrate, each test substructure
4 comprising:
5 a first metal structure disposed on a substrate, one or more intermediate layers
6 disposed above the first metal structure;
7 a second metal structure disposed above the one or more intermediate layers,
8 wherein at least a portion of the second metal structure is above the first metal structure and the
9 second metal structure is smaller than the first metal structure;
10 a first via passing through the intermediate layers and connecting the first metal
11 structure to the second metal structure;
12 one or more third metal structures disposed above the one or more intermediate
13 layers and the first metal structure, and separated from the second metal structure by a dielectric
14 material; and
15 one or more second vias passing through the intermediate layers and connecting
16 the first metal structure to the third metal structures, each second via located outside of a radius
17 from a center of the first via, which radius is different for each test substructure;
18 measuring a resistance between the second metal structure and the third metal structure(s)
19 of each test substructure before and after thermal stressing of the silicon-on-insulator structure;
20 and
21 determining the effective vacancy diffusion area based on a change in the resistance
22 measurements.

1 21. The method as recited in claim 20, wherein the resistance is also measured during the
2 thermal stressing.

1 22. The method as recited in claim 20, wherein the thermal stressing is performed at a
2 temperature between about 125°C and about 300°C.

1 23. The method as recited in claim 20, wherein the thermal stressing is performed over a
2 duration of between about 100 and about 1000 hours.

1 24. The method as recited in claim 20, wherein each test substructure further comprises
2 a fourth metal structure disposed on the substrate in close proximity to the first metal
3 structure;
4 wherein the one or more intermediate layers are disposed above the fourth metal structure
5 and another portion of the second metal structure is disposed above the fourth metal structure;
6 a third via passing through the intermediate layers and connecting the fourth metal
7 structure to the second metal structure;
8 one or more fifth metal structures disposed above the one or more intermediate layers and
9 the fourth metal structure, and separated from the second metal structure by the dielectric
10 material; and
11 three or more fourth vias passing through the intermediate layers and connecting the
12 fourth metal structure to the fifth metal structures, each fourth via located outside of the radius
13 from a center of the third via.

1 25. The method as recited in claim 20, wherein the first via is approximately centered over
2 the first metal structure.